We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

CPU Core Design Verification Engineer

Advanced Micro Devices, Inc.
$171,200.00/Yr.-$256,800.00/Yr.
United States, New York, Fishkill
Sep 08, 2025


WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

THE ROLE:

We are looking for an outstanding candidate to provide technical expertise for execution on the functional verification strategy for our next generation microprocessor designs. You will maintain and improve existing functional verification methodology, improve existing infrastructure, and work on related projects and/or assignments as needed to meet team goals. Additionally, you will perform project definition, training and documentation. Finally, you will work with architects and TG/PG RTL/Designers and develop an effective working relationship with parties involved.If this sounds like you, we welcome you to apply!

THE PERSON:

The ideal candidate will have good communication skills and the ability to work with a team with varied strengths.

KEY RESPONSIBILITIES:

  • Perform functional feature verification of high speed Microprocessor designs, including development of infrastructure, directed and random test suites at behavioral RTL level across SoC, Core and block hierarchies
  • Develop environments, infrastructure and test plans to accommodate both full chip and stand alone block level verification and debug capabilities using simulation tools, debug tools and programming skills, based on in-depth understanding of the architecture and HDL/logical design of the microprocessor
  • Develop an automated regression infrastructure setup for functional verification of high speed microprocessor designs. Based on thorough understanding of the design architecture, develop, run and debug x86 assembly based directed tests and random exercisers to validate functionality and testability operation of the microprocessor design C/C++/Perl/assembly programming, logic design and simulation skills
  • Resolve all simulation discrepancies and assertion responses for both behavioral and gate level logic models. Measure and analyze coverage results and take vital actions to fill in coverage holes

PREFERRED EXPERIENCE:

  • Understanding or technical expertise in functional verification of microprocessor designs
  • Experience with Verilog/SystemVerilog HDL, programming in Perl, C/C++
  • Logic simulation experience is a big plus
  • Direct experience with Verilog simulators is a plus.
  • Strong understanding of computer architecture and assembly programming

ACADEMIC CREDENTIALS:

  • BS or MS with some industry experience desired (all degrees are related to CS or EE).

LOCATION:

Fishkill, NY

#LI-AJ1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Applied = 0

(web-759df7d4f5-7gbf2)