Sr. DFX Engineer
![]() | |
![]() | |
![]() United States, Texas, Austin | |
![]() 233 Mount Airy Road (Show on map) | |
![]() | |
Grow with us
DFX Engineer Austin, TX Ericsson Inc. does not sponsor US work authorizations for this job position including H-1B, O-1, and TN. Ericsson also does not hire F-1's working on EAD for this position. This is not a remote work opportunity. About this Opportunity The Ericsson Radio and Baseband Products have our ASICs as their backbone, and our challenge is to design and deliver those so that our 5G leadership position in the market accelerates. Our ASICS are challenging when considering the overall combination of Size/complexity, Test Quality & Reliability, Power, Performance targets, advanced process node technology, and pushing the design methodology on an ongoing basis. We are looking for a DFX Engineer to join us and be a part of this newly formed & very experienced DFX team. The role will help build the DFX team further, define strategy for long term, including all aspects of DFX (Architecture, Design, Verification, Methodology, Test, Silicon Debug). It includes working closely with other functions within Austin and in Sweden as the design takes shape at the IP, SOC, and system level to ensure that the final ASIC achieves the program goals. You will also work closely with our partners and other sites as we continue to build out our capability as we compete with What you will do * Contribute to building of a world-class DFX group * Strategize, architect, plan, design/implement & verify full DFT capability from scratch * Partner with Test Team to define overall Test Strategy * Partner with Physical Design teams (IP & SOC) to develop complex SOCs * Work closely with EDA Vendors & CAD team to define next generation DFT flows and methodology with latest & greatest features * Mentor & coach junior engineers within the team and helping them achieve their goals * Collaborate with cross site / geography teams to help establish great working relationship and deal very efficiently with deliverables across teams You will bring * 12+ years of experience working in SOC/IP/ASIC design team with an emphasis around DFX (DFT/DFD/DFM). Experience on DFX Verification specifically (Verification of features like: Memory BIST, JTAG, Boundary Scan, In-field Tests, Custom IP Test Interface etc.) would be of great interest for this role. * Minimum Education: BSEE * Must have working knowledge about DFX standards and practices, ATPG, Scan, JTAG, iJTAG, BIST, including trade-offs between test quality, test time, efficiency, and their impact to overall design implementation. * Experience with SOC level DFT planning, architecture, and execution. * Good focus on automation & infrastructure to enable efficient execution pipeline within DFX function. * Experience with post silicon debug, yield bring up, test-time and pattern delivery while working closely with TEPE teams for long term strategic improvements. * Continuous drive to improve flows, methodology and architecture for enabling scalability of the overall team in years to come. * Understanding of Physical design implementation flows and methods to enable a smooth integration of DFT in the design with efficient and quality hand offs. What happens once you apply? Ericsson uses a merit-based hiring approach that values people with different experiences, perspectives and skillsets. We truly believe this approach drives innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity employer, learn more. If you need assistance or to request an accommodation due to a disability, please contact Ericsson at hr.direct.americas@ericsson.com. DISCLAIMER: The above statements are intended to describe the general nature and level of work being performed by employees in this position. They are not an exhaustive list of all responsibilities, duties and skills required for this position, and you may be required to perform additional job tasks as assigned. Primary country and city: USA || Austin, TX Job details: Developer Recruiter name: Jim Everett Compensation and Benefits at Ericsson Your Pay Base Pay Range: $162,000 to $240,000 The salary range for this position is * LOCATION: TEXAS Short-Term Variable Compensation Plan: Your pay also includes the opportunity for an annual bonus. Actual bonus payouts are based on performance of the business against the unit's objectives, individual performance, and the individual bonus target. Certain eligibility and pro-ration rules apply. Your Health Your Financial Security We invest in both your short and long-term financial wellbeing. The Ericsson US 401(k) Plan offers an automatic 3% company contribution and Ericsson matches $1 for every $1 you put into the 401(k) Plan on the first 3% of your eligible pay, plus 50 cents on every $1 on the next 2% of eligible pay. When you contribute at least 5% of eligible pay, you are receiving Ericsson's full matching contributions. Matching and company automatic contributions stop when your total eligible pay for the year reaches the IRS limits. Employees will also receive company credits in an amount equal to the cost of basic life insurance and basic accidental death and dismemberment coverage, as well as short-term and long-term disability coverage. Employees also have the option to participate in Ericsson's Stock Purchase Plan. Your Time Additional Benefits |